keychron_qmk_firmware/protocol/serial_soft.c

156 lines
3.9 KiB
C
Raw Normal View History

2012-10-18 07:41:37 +06:00
/*
Copyright 2012 Jun WAKO <wakojun@gmail.com>
This software is licensed with a Modified BSD License.
All of this is supposed to be Free Software, Open Source, DFSG-free,
GPL-compatible, and OK to use in both free and proprietary applications.
Additions and corrections to this file are welcome.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
* Redistributions of source code must retain the above copyright
notice, this list of conditions and the following disclaimer.
* Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in
the documentation and/or other materials provided with the
distribution.
* Neither the name of the copyright holders nor the names of
contributors may be used to endorse or promote products derived
from this software without specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.
*/
#include <stdbool.h>
#include <avr/io.h>
#include <avr/interrupt.h>
2012-10-19 11:06:18 +06:00
#include <util/delay.h>
2012-10-18 07:41:37 +06:00
#include "serial.h"
2012-10-19 11:06:18 +06:00
/*
* Stupid Inefficient Busy-wait Software Serial
* is still useful for negative logic signal like Sun protocol not supported by hardware USART.
*/
#define WAIT_US (1000000/SERIAL_BAUD)
2012-10-18 07:41:37 +06:00
void serial_init(void)
{
2012-10-19 11:06:18 +06:00
SERIAL_RXD_INIT();
2012-10-21 19:12:36 +06:00
SERIAL_TXD_INIT();
2012-10-18 07:41:37 +06:00
}
2012-10-21 19:12:36 +06:00
/* RX ring buffer */
2012-10-18 07:41:37 +06:00
#define RBUF_SIZE 8
static uint8_t rbuf[RBUF_SIZE];
static uint8_t rbuf_head = 0;
static uint8_t rbuf_tail = 0;
uint8_t serial_recv(void)
{
uint8_t data = 0;
if (rbuf_head == rbuf_tail) {
return 0;
}
data = rbuf[rbuf_tail];
rbuf_tail = (rbuf_tail + 1) % RBUF_SIZE;
return data;
}
2012-10-21 19:12:36 +06:00
void serial_send(uint8_t data)
{
/* signal state: IDLE: ON, START: OFF, STOP: ON, DATA0: OFF, DATA1: ON */
/* start bit */
SERIAL_TXD_OFF();
_delay_us(WAIT_US);
#ifdef SERIAL_BIT_ORDER_MSB
uint8_t mask = 0x80;
#else
uint8_t mask = 0x01;
#endif
while (mask) {
if (data&mask) { SERIAL_TXD_ON(); } else { SERIAL_TXD_OFF(); }
_delay_us(WAIT_US);
#ifdef SERIAL_BIT_ORDER_MSB
mask >>= 1;
#else
mask <<= 1;
#endif
}
/* stop bit */
SERIAL_TXD_ON();
_delay_us(WAIT_US);
}
/* detect edge of start bit */
2012-10-19 11:06:18 +06:00
ISR(SERIAL_RXD_VECT)
2012-10-18 07:41:37 +06:00
{
2012-10-19 11:06:18 +06:00
SERIAL_RXD_INT_ENTER()
uint8_t data = 0;
2013-02-22 06:53:46 +06:00
2012-10-19 11:06:18 +06:00
#ifdef SERIAL_BIT_ORDER_MSB
2012-10-21 19:12:36 +06:00
uint8_t mask = 0x80;
2012-10-19 11:06:18 +06:00
#else
2012-10-21 19:12:36 +06:00
uint8_t mask = 0x01;
2012-10-19 11:06:18 +06:00
#endif
2013-02-22 06:53:46 +06:00
#ifdef SERIAL_PARITY_ODD
uint8_t parity = 0;
#else
uint8_t parity = 1;
#endif
2012-10-21 19:12:36 +06:00
/* to center of start bit */
2012-10-19 11:06:18 +06:00
_delay_us(WAIT_US/2);
do {
2012-10-21 19:12:36 +06:00
/* to center of next bit */
2012-10-19 11:06:18 +06:00
_delay_us(WAIT_US);
2012-10-21 19:12:36 +06:00
if (SERIAL_RXD_READ()) {
data |= mask;
2013-02-22 06:53:46 +06:00
parity ^= 1;
2012-10-19 11:06:18 +06:00
}
#ifdef SERIAL_BIT_ORDER_MSB
2012-10-21 19:12:36 +06:00
mask >>= 1;
2012-10-19 11:06:18 +06:00
#else
2012-10-21 19:12:36 +06:00
mask <<= 1;
2012-10-19 11:06:18 +06:00
#endif
2012-10-21 19:12:36 +06:00
} while (mask);
2013-02-22 06:53:46 +06:00
/* to center of parity bit */
_delay_us(WAIT_US);
parity ^= SERIAL_RXD_READ();
2012-10-21 19:12:36 +06:00
/* to center of stop bit */
2012-10-19 11:06:18 +06:00
_delay_us(WAIT_US);
2013-02-22 06:53:46 +06:00
_delay_us(WAIT_US/2);
2012-10-19 11:06:18 +06:00
2013-02-22 06:53:46 +06:00
parity = 1;
2012-10-18 07:41:37 +06:00
uint8_t next = (rbuf_head + 1) % RBUF_SIZE;
2013-02-22 06:53:46 +06:00
if (parity && next != rbuf_tail) {
2012-10-19 11:06:18 +06:00
rbuf[rbuf_head] = data;
2012-10-18 07:41:37 +06:00
rbuf_head = next;
}
2012-10-19 11:06:18 +06:00
SERIAL_RXD_INT_EXIT();
2012-10-18 07:41:37 +06:00
}