mirror of
https://github.com/Keychron/qmk_firmware.git
synced 2024-11-27 19:16:40 +06:00
195 lines
6.2 KiB
C
195 lines
6.2 KiB
C
|
/* Copyright 2017 Jason Williams
|
||
|
|
* Copyright 2018 Jack Humbert
|
||
|
|
* Copyright 2018 Yiancar
|
||
|
|
* Copyright 2020 MelGeek
|
||
|
|
* Copyright 2021 MasterSpoon
|
||
|
|
*
|
||
|
|
* This program is free software: you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation, either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#pragma once
|
||
|
|
|
||
|
|
#include <stdint.h>
|
||
|
|
#include <stdbool.h>
|
||
|
|
#include "progmem.h"
|
||
|
|
#include "util.h"
|
||
|
|
|
||
|
|
#define IS31FL3746A_REG_ID 0xFC
|
||
|
|
|
||
|
|
#define IS31FL3746A_REG_COMMAND 0xFD
|
||
|
|
|
||
|
|
#define IS31FL3746A_COMMAND_PWM 0x00
|
||
|
|
#define IS31FL3746A_COMMAND_SCALING 0x01
|
||
|
|
#define IS31FL3746A_COMMAND_FUNCTION 0x01
|
||
|
|
|
||
|
|
#define IS31FL3746A_FUNCTION_REG_CONFIGURATION 0x50
|
||
|
|
#define IS31FL3746A_FUNCTION_REG_GLOBAL_CURRENT 0x51
|
||
|
|
#define IS31FL3746A_FUNCTION_REG_PULLDOWNUP 0x52
|
||
|
|
#define IS31FL3746A_FUNCTION_REG_TEMPERATURE 0x5F
|
||
|
|
#define IS31FL3746A_FUNCTION_REG_SPREAD_SPECTRUM 0x60
|
||
|
|
#define IS31FL3746A_FUNCTION_REG_RESET 0x8F
|
||
|
|
#define IS31FL3746A_FUNCTION_REG_PWM_ENABLE 0xE0
|
||
|
|
#define IS31FL3746A_FUNCTION_REG_PWM_FREQUENCY 0xE2
|
||
|
|
|
||
|
|
#define IS31FL3746A_REG_COMMAND_WRITE_LOCK 0xFE
|
||
|
|
#define IS31FL3746A_COMMAND_WRITE_LOCK_MAGIC 0xC5
|
||
|
|
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_GND_GND 0x60
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_GND_SCL 0x61
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_GND_SDA 0x62
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_GND_VCC 0x63
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_SCL_GND 0x64
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_SCL_SCL 0x65
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_SCL_SDA 0x66
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_SCL_VCC 0x67
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_SDA_GND 0x68
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_SDA_SCL 0x69
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_SDA_SDA 0x6A
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_SDA_VCC 0x6B
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_VCC_GND 0x6C
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_VCC_SCL 0x6D
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_VCC_SDA 0x6E
|
||
|
|
#define IS31FL3746A_I2C_ADDRESS_VCC_VCC 0x6F
|
||
|
|
|
||
|
|
#if defined(RGB_MATRIX_IS31FL3746A)
|
||
|
|
# define IS31FL3746A_LED_COUNT RGB_MATRIX_LED_COUNT
|
||
|
|
#endif
|
||
|
|
|
||
|
|
typedef struct is31fl3746a_led_t {
|
||
|
|
uint8_t driver : 2;
|
||
|
|
uint8_t r;
|
||
|
|
uint8_t g;
|
||
|
|
uint8_t b;
|
||
|
|
} PACKED is31fl3746a_led_t;
|
||
|
|
|
||
|
|
extern const is31fl3746a_led_t PROGMEM g_is31fl3746a_leds[IS31FL3746A_LED_COUNT];
|
||
|
|
|
||
|
|
void is31fl3746a_init_drivers(void);
|
||
|
|
void is31fl3746a_init(uint8_t addr, uint8_t sync);
|
||
|
|
void is31fl3746a_write_register(uint8_t addr, uint8_t reg, uint8_t data);
|
||
|
|
void is31fl3746a_select_page(uint8_t addr, uint8_t page);
|
||
|
|
void is31fl3746a_write_pwm_buffer(uint8_t addr, uint8_t *pwm_buffer);
|
||
|
|
|
||
|
|
void is31fl3746a_set_color(int index, uint8_t red, uint8_t green, uint8_t blue);
|
||
|
|
void is31fl3746a_set_color_all(uint8_t red, uint8_t green, uint8_t blue);
|
||
|
|
|
||
|
|
void is31fl3746a_set_scaling_register(uint8_t index, uint8_t red, uint8_t green, uint8_t blue);
|
||
|
|
|
||
|
|
void is31fl3746a_update_pwm_buffers(uint8_t addr, uint8_t index);
|
||
|
|
void is31fl3746a_update_scaling_registers(uint8_t addr, uint8_t index);
|
||
|
|
|
||
|
|
void is31fl3746a_flush(void);
|
||
|
|
|
||
|
|
#define IS31FL3746A_PDR_0_OHM 0b000 // No pull-down resistor
|
||
|
|
#define IS31FL3746A_PDR_0K5_OHM_SW_OFF 0b001 // 0.5 kOhm resistor in SWx off time
|
||
|
|
#define IS31FL3746A_PDR_1K_OHM_SW_OFF 0b010 // 1 kOhm resistor in SWx off time
|
||
|
|
#define IS31FL3746A_PDR_2K_OHM_SW_OFF 0b011 // 2 kOhm resistor in SWx off time
|
||
|
|
#define IS31FL3746A_PDR_1K_OHM 0b100 // 1 kOhm resistor
|
||
|
|
#define IS31FL3746A_PDR_2K_OHM 0b101 // 2 kOhm resistor
|
||
|
|
#define IS31FL3746A_PDR_4K_OHM 0b110 // 4 kOhm resistor
|
||
|
|
#define IS31FL3746A_PDR_8K_OHM 0b111 // 8 kOhm resistor
|
||
|
|
|
||
|
|
#define IS31FL3746A_PUR_0_OHM 0b000 // No pull-up resistor
|
||
|
|
#define IS31FL3746A_PUR_0K5_OHM_CS_OFF 0b001 // 0.5 kOhm resistor in CSy off time
|
||
|
|
#define IS31FL3746A_PUR_1K_OHM_CS_OFF 0b010 // 1 kOhm resistor in CSy off time
|
||
|
|
#define IS31FL3746A_PUR_2K_OHM_CS_OFF 0b011 // 2 kOhm resistor in CSy off time
|
||
|
|
#define IS31FL3746A_PUR_1K_OHM 0b100 // 1 kOhm resistor
|
||
|
|
#define IS31FL3746A_PUR_2K_OHM 0b101 // 2 kOhm resistor
|
||
|
|
#define IS31FL3746A_PUR_4K_OHM 0b110 // 4 kOhm resistor
|
||
|
|
#define IS31FL3746A_PUR_8K_OHM 0b111 // 8 kOhm resistor
|
||
|
|
|
||
|
|
#define IS31FL3746A_PWM_FREQUENCY_29K_HZ 0b000
|
||
|
|
#define IS31FL3746A_PWM_FREQUENCY_14K5_HZ 0b001
|
||
|
|
#define IS31FL3746A_PWM_FREQUENCY_7K25_HZ 0b010
|
||
|
|
#define IS31FL3746A_PWM_FREQUENCY_3K63_HZ 0b011
|
||
|
|
#define IS31FL3746A_PWM_FREQUENCY_1K81_HZ 0b100
|
||
|
|
#define IS31FL3746A_PWM_FREQUENCY_906_HZ 0b101
|
||
|
|
#define IS31FL3746A_PWM_FREQUENCY_453_HZ 0b110
|
||
|
|
|
||
|
|
#define CS1_SW1 0x00
|
||
|
|
#define CS2_SW1 0x01
|
||
|
|
#define CS3_SW1 0x02
|
||
|
|
#define CS4_SW1 0x03
|
||
|
|
#define CS5_SW1 0x04
|
||
|
|
#define CS6_SW1 0x05
|
||
|
|
#define CS7_SW1 0x06
|
||
|
|
#define CS8_SW1 0x07
|
||
|
|
#define CS9_SW1 0x08
|
||
|
|
#define CS10_SW1 0x09
|
||
|
|
#define CS11_SW1 0x0A
|
||
|
|
#define CS12_SW1 0x0B
|
||
|
|
#define CS13_SW1 0x0C
|
||
|
|
#define CS14_SW1 0x0D
|
||
|
|
#define CS15_SW1 0x0E
|
||
|
|
#define CS16_SW1 0x0F
|
||
|
|
#define CS17_SW1 0x10
|
||
|
|
#define CS18_SW1 0x11
|
||
|
|
|
||
|
|
#define CS1_SW2 0x12
|
||
|
|
#define CS2_SW2 0x13
|
||
|
|
#define CS3_SW2 0x14
|
||
|
|
#define CS4_SW2 0x15
|
||
|
|
#define CS5_SW2 0x16
|
||
|
|
#define CS6_SW2 0x17
|
||
|
|
#define CS7_SW2 0x18
|
||
|
|
#define CS8_SW2 0x19
|
||
|
|
#define CS9_SW2 0x1A
|
||
|
|
#define CS10_SW2 0x1B
|
||
|
|
#define CS11_SW2 0x1C
|
||
|
|
#define CS12_SW2 0x1D
|
||
|
|
#define CS13_SW2 0x1E
|
||
|
|
#define CS14_SW2 0x1F
|
||
|
|
#define CS15_SW2 0x20
|
||
|
|
#define CS16_SW2 0x21
|
||
|
|
#define CS17_SW2 0x22
|
||
|
|
#define CS18_SW2 0x23
|
||
|
|
|
||
|
|
#define CS1_SW3 0x24
|
||
|
|
#define CS2_SW3 0x25
|
||
|
|
#define CS3_SW3 0x26
|
||
|
|
#define CS4_SW3 0x27
|
||
|
|
#define CS5_SW3 0x28
|
||
|
|
#define CS6_SW3 0x29
|
||
|
|
#define CS7_SW3 0x2A
|
||
|
|
#define CS8_SW3 0x2B
|
||
|
|
#define CS9_SW3 0x2C
|
||
|
|
#define CS10_SW3 0x2D
|
||
|
|
#define CS11_SW3 0x2E
|
||
|
|
#define CS12_SW3 0x2F
|
||
|
|
#define CS13_SW3 0x30
|
||
|
|
#define CS14_SW3 0x31
|
||
|
|
#define CS15_SW3 0x32
|
||
|
|
#define CS16_SW3 0x33
|
||
|
|
#define CS17_SW3 0x34
|
||
|
|
#define CS18_SW3 0x35
|
||
|
|
|
||
|
|
#define CS1_SW4 0x36
|
||
|
|
#define CS2_SW4 0x37
|
||
|
|
#define CS3_SW4 0x38
|
||
|
|
#define CS4_SW4 0x39
|
||
|
|
#define CS5_SW4 0x3A
|
||
|
|
#define CS6_SW4 0x3B
|
||
|
|
#define CS7_SW4 0x3C
|
||
|
|
#define CS8_SW4 0x3D
|
||
|
|
#define CS9_SW4 0x3E
|
||
|
|
#define CS10_SW4 0x3F
|
||
|
|
#define CS11_SW4 0x40
|
||
|
|
#define CS12_SW4 0x41
|
||
|
|
#define CS13_SW4 0x42
|
||
|
|
#define CS14_SW4 0x43
|
||
|
|
#define CS15_SW4 0x44
|
||
|
|
#define CS16_SW4 0x45
|
||
|
|
#define CS17_SW4 0x46
|
||
|
|
#define CS18_SW4 0x47
|